

# **DESIGN, LAYOUT AND SIMULATION OF 8 BIT ARITHMETIC AND LOGIC UNIT USING C5 PROCESS TECHNOLOGY**

**Priyal Grover<sup>1</sup>, Assist. Prof. Hemant Verma<sup>2</sup>**

*<sup>1,2</sup>Department of Electronics and Communication Engineering*

*Technocrats Institute of Technology, Rajiv Gandhi Proudhyogiki Vishwavidyalaya*

*Bhopal, (India)*


## **ABSTRACT**

*A critical component of the microprocessor, the core component of central processing unit. ALU comprises the combinational logic that implements logic operations such as AND and OR, and arithmetic operations such as Addition, Subtraction, and Multiplication. In this presented work, an 8-bit ALU is designed, implemented and simulated using the Electric CAD and SPICE software. The proposed design is an 8-bit ALU that can perform: A AND B, A OR B, A + B (addition), and A - B (subtraction) and all possible arithmetic and Logical operations. Physical design of every sub module is carried out using C5 process 300 nm process technology. A pad frame is also designed and subsequent Design Rule Checks and network consistency checks are performed on the same.*

**Keywords:** ALU, CPU, C5 process, Simulation, SPICE VLSI CAD, 8bit

## **I. INTRODUCTION**

Digital design is an amazing and very broad field. The applications of digital design are present in our daily life, including Computers, calculators, video cameras etc. In fact, there will be always need for high speed and low power digital products which makes digital design a future growing business. ALU (Arithmetic logic unit) is a critical component of a microprocessor and is the core component of central processing unit. Furthermore, it is the heart of the instruction execution portion of every computer. ALU's comprise the combinational logic that implements logic operations, such as AND and OR, and arithmetic operations, such as ADD and SUBTRACT. The designed ALU comprises of NAND, NOR, AND, OR, NOT gates along with a buffer, ring oscillator, 4:1 multiplexer. The designed system would provide output to respective inputs for the required operation.




**Fig.1. Pad Frame for Integrating Various ALU Sub Circuit Topologies**

The sub modules are placed on a single pad frame to provide with the desired system. Design and simulation are different design done throughout the project. The design of the layouts is done with the help of Electric CAD and the simulation of those designs is performed by LTSpice IV.

**II. CIRCUIT DESIGN**

Because ALUs can be built in so many ways with wide specifications and since the objective of the design is to learn the basic of VLSI chip design, the specifications of the ALU were relaxed. The main objective of the project is to have a working ALU that performs different arithmetic and logic functions for all possible combinations of the inputs. The speed of ALU was not an issue and we wanted it to run at low power. The high level circuit diagram of the four-bit ALU is as shown



**Fig. 2. High level Circuit Diagram of the Four-Bit ALU**

As we can see from Figure 1, the diagram can be roughly divided into four sections. They are arithmetic section (blue), overflow section (yellow), logical section (red) and selection section (green). The blue section is a chain of full adders. It is responsible for addition (ADD), subtraction (SUB) and invert (INV) operations. The ADD operation requires Binv set to low, such that it functions like a ripple adder. For SUB operation, it uses 2's compliment and thus, A-B becomes A + (-B). The usage of Binv has two folds. Firstly, when Binv is high, B will be inverted (through the inverter and MUX) before going into the full adder. Secondly, Binv also serves as the initial carry-in for 2's complement. To perform bitwise INV, input A needs to be set to zero and Binv set to high to invert input B. As a result, B first got invert to -B and the operation becomes 0 + (-B) = -B. The yellow section reports if there's any overflow occurs throughout an operation. Overflow happens when adding two positive numbers but the result is negative (the most significant bit is 1). For instance, 0101 + 0011 = 1000, the resulting value 1000 is negative in 2's compliment, so overflow has occurred. We want to set the overflow bit (V)

to high when such situation happens. The carry out from last two full adders can be XOR together. The result would be the overflow bit. The red section performs bitwise logical operations, including AND, OR and XOR. Since each gate handles only one bit, in order to handle four-bit inputs, we need to place four gates of the same kind in parallel. The green section is select section, which determines which operation results go to the output. There are two bit select line (SEL0, SEL1) that select different operations.

The ALU proposed will implement the AND, OR, Addition, and Subtraction functions for the 8-bit A and B input buses and the result will be output to the 8-bit bus.





Fig. 3. Block Diagram of 8 bit ALU

### III. DESIGN METHODOLOGY

Defining the requirements and setting the specifications is an important aspect if any VLSI Design. Design of the proposed 8 bit ALU will be according to the Tool flow (EDA based). The proposed methodology will start with the design of the test circuits like basic gates, for example NOT Gate, NAND gate, NOR gate etc followed by simulating the test results and optimization of transient and DC characteristics for the sub circuits. A pad frame is also proposed that will accommodate all ALU sub circuits and will be approximately 40 – 60 pins. The process technology used here is c5 process provided by MOSIS.


The technology used in Electric is C5 process, 300 nm and is also used for fabrication is with respect to MOSIS design rules. This process has two layers of polysilicon to make a poly1 -poly2 capacitor, 3 layers of metal, and a hi-res layer to Design of Digital ALU block the implant, and thus decrease in resistance, of poly2 to fabricate higher-value (than what we would get with poly1) poly2 resistors. Further, this process uses the MOSIS scalable CMOS (SCMOS) submicron design rules. The system in whole is designed in various steps. Firstly, the basic sub modules of the system are designed. The design procedure of these sub modules involves obtaining the Boolean expression for the operation to be performed. When the Boolean expression is obtained, the CMOS schematic is prepared for the same. The sources and drains are marked for the PMOS and NMOS.



**Fig.4. Parallel Approach followed to design**

The step following the schematic design is the layout design. Layout design is very important part of the pad frame digital design. The design uses Euler’s Rule for finding the best arrangement of input gates and obtaining minimum number of interconnects.

Following is the flow graph that illustrates the design of mixed analog integrated circuits



**Fig.5.Flow graph for design of 8 Bit ALU**

The design of CMOS combinational circuits starts with the very basic design of NMOS and PMOS. The active regions for the MOS, the MOS itself and the wells are positioned based on the design rules and requirements. The design rule checks need to be applied after every step so that errors, if occur, can be removed.

**IV. CIRCUIT SPECIFICATIONS**

The CMOS circuit design process consists of defining circuit inputs and outputs, hand calculations, circuit simulations, circuit layout, simulations including parasitic, revaluation of circuit inputs and outputs, fabrication, and testing. The circuit specifications are rarely set in concrete; that is, they can change as the project matures.

The design is aimed to perform two tasks,

- (i) The design of digital combinational circuits
- (ii) the simulation of those circuits.

The components of the system respond to their respective inputs. The number and positions of the input pins and the output pins are assigned to the component for the proposed padframe.

**V. DESIGN – STEP BY STEP**



The system in whole is designed in various steps. The technology used in Electric is C5 process, 300 nm and is also used for fabrication is with respect to MOSIS design rules. Firstly, the basic submodules of the system are designed. The design procedure of these submodules involves obtaining the Boolean expression for the operation to be performed. When the Boolean expression is obtained, the CMOS schematic is prepared for the same. The sources and drains are marked for the PMOS and NMOS. The step following the schematic design is the layout design. Layout design is very important part of the digital design. The design uses Euler’s Rule for finding the best arrangement of input gates and obtaining minimum number of interconnects. The design of CMOS combinational circuits starts with the very basic design of NMOS and PMOS. The active regions for the MOS, the MOS itself and the wells are positioned based on the design rules and requirements. The design rule checks need to be applied after every step so that errors, if occur, can be removed. When all the sub modules have been designed, they need to be placed on a single pad frame which shall be fabricated to provide us with an integrated chip. The designed ALU can perform an operation and give its output for respective inputs.

Each and every component has an operation of its own. Its working can be checked by writing spice code for the design of the component. Spice codes are commands given


to the spice simulator for simulating the circuit designed. must be centered in the column. Large figures and tables may span across both columns. Any table or figure that takes up more than 1 column width must be positioned either at the top or at the bottom of the page.

**VI. SIMULATION RESULTS AND DESIGN REPORTS**

The project aims to design the combinational circuits and simulate the designed circuits. The designed schematic views and layout views along with the simulation results are shown below.



**Fig.6. Schematic Design for Inverter (NOT gate) Fig.7. Icon view for inverter (NOT gate)**



```

Checking schematic cell 'Inv_20_10[sch]'
No errors found
0 errors and 0 warnings found (took 0.01 secs)
-----
0 errors and 0 warnings found (took 0.0 secs)
-----
Running DRC with area bit on, extension bit on, Moles bit
Checking again hierarchy .... (0.0 secs)
Found 7 networks
0 errors and 0 warnings found (took 0.03 secs)
-----
Hierarchical NCC every cell in the design: cell 'Inv_20_10[sch]' cell 'Inv_20_10[lay]'
Comparing: 2pmos_IV:Inv_20_10[sch] with: 2pmos_IV:Inv_20_10[lay]
exports match, topologies match, sizes not checked in 0.05 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.06 seconds.
    
```

Fig.8. Layout design for inverter (NOT gate) Fig.9. Results for DRC and NCC for inverter (NOT Gate)





Fig.10.Spice simulation for DC analysis for inverter (NOT gate) Fig.11. DC Analysis of CMOS Inverter






Fig.12. Schematic design of NAND gate Fig.13.Icon view for NAND gate



```

Checking schematic cell 'NAND_2[sch]'
No errors found
0 errors and 0 warnings found (took 0.0 secs)
Running DRC with area bit on, extension bit on, Nois bit
Checking again hierarchy ... (0.0 secs)
Found 11 networks
0 errors and 0 warnings found (took 0.01 secs)
Hierarchical NCC every cell in the design: cell 'NAND_2[sch]' cell 'NAND_2[lay]'
Comparing: 2npmos_TV:NAND_2[sch] with: 2npmos_TV:NAND_2[lay]
  exports match, topologies match, sizes not checked in 0.05 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.05 seconds.
    
```

FIG.14.LAYOUT DESIGN FOR NAND GATE Fig.15.Results of DRC and NCC for NAND gate design



Fig.16. Spice simulation for DC analysis for NAND gate




Fig.17. Simulation Results for NAND gate design




Fig.18.Schematic Design of NOR Gate




Fig.19. Icon View for NOR Gate




Fig.20. Layout Design for NOR gate

```

Checking schematic cell 'NOR[sch]'
No errors found
0 errors and 0 warnings found (took 0.01 secs)
-----
Running DRC with area bit on, extension bit on, Maxis bit
Checking again hierarchy .... (0.0 secs)
Found 11 networks
Checking cell 'NOR[lay]'
No errors/warnings found
0 errors and 0 warnings found (took 0.27 secs)
-----
Hierarchical NCC every cell in the design: cell 'NOR[sch]' cell 'NOR[lay]'
Comparing: 2gpmos_IV:NOR[sch] with 2gpmos_IV:NOR[lay]
exporte match, topologies match, sizes not checked in 0.01 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.01 seconds.
    
```

Fig.21. Results of DRC and NCC for NOR gate design




Fig.22. Schematic design for CMOS Buffer




Fig.23. Icon View for CMOS Buffer




Fig.24. Layout design for CMOS Buffer

```

Checking schematic cell 'Buffer[sch]'
No errors found
0 errors and 0 warnings found (took 0.007 secs)
-----
Running DRC with area bit on, extension bit on, Maxis bit
Checking again hierarchy .... (0.001 secs)
Found 10 networks
0 errors and 0 warnings found (took 0.026 secs)
-----
Hierarchical NCC every cell in the design: cell 'Buffer[sch]' cell 'Buffer[lay]'
Comparing: 2gpmos_IV:Buffer[sch] with 2gpmos_IV:Buffer[lay]
exporte match, topologies match, sizes not checked in 0.007 seconds.
Summary for all cells: exports match, topologies match, sizes not checked
NCC command completed in: 0.008 seconds.
    
```

Fig.25. Results of DRC and NCC for CMOS buffer



Fig.26. Schmetic view of 11 stage Ring Oscillator



Fig.27. Icon View for 11 stage Ring Oscillator






Fig.28. Layout design for 11 stage Ring Oscillator

```

Checking element cell "universal_bridge_21_11vcc1"
No errors found
Checking element cell "universal_bridge_oscillator1"
No errors found
No errors and 0 messages found (used 0.116 secs)
Running DRC with rules file, maximum run on, 6000000
Checking which technology .... 0: 100: 10000
Found 14 messages
Checking cell "universal_bridge_oscillator1"
No errors/ messages found
No errors and 0 messages found (used 0.116 secs)
=====
Elemental: Will every cell in the design: cell "universal_bridge_oscillator1" cell "universal_bridge_oscillator1"
Component: universal_bridge_21_11vcc1 while universal_bridge_21_11vcc1
Report: match, topological match, value not checked in 0.116 seconds.
Component: universal_bridge_oscillator1 while universal_bridge_oscillator1
Report: match, topological match, value not checked in 0.116 seconds.
Summary: The cell: local, topological match, topological match, value not checked
DRC command completed for 0.127 seconds.
    
```

Fig.29. Results of DRC and NCC for 11 stage Ring Oscillator




Fig.30. Simulation results for 11 stage Ring Oscillator




Fig.31. Schematic design for 4x1 Multiplexer




Fig.32. Layout design for 4x1 Multiplexer




Fig.33. Schematic Design for Full Adder




Fig.34. Icon View for Full Adder




Fig.35. Layout design for Full Adder

```

Checking schematic cell 'modlib07:fulladder[arb]'
No errors found
0 errors and 0 warnings found (took 0.001 secs)
-----
Running NCC with area bit on, extension bit on, noise bit
Checking again hierarchy .... (0.000 secs)
Found 11 networks
Checking cell 'modlib07:fulladder[lay]'
No errors found
0 errors and 0 warnings found (took 0.001 secs)
-----
Hierarchical NCC every cell in the design: cell 'modlib07:fulladder[arb]' cell 'modlib07:fulladder[lay]'
Comparing modlib07:fulladder[arb] with: modlib07:fulladder[lay]
exporte match, topologies match, sizes not checked in 0.056 seconds.
Summary for all cells: exporte match, topologies match, sizes not checked
NCC command completed in: 0.001 seconds.
    
```

Fig.36.Results of DRC and NCC for Full Adder

VII. INTEGRATED DESIGN





Fig.38 ALU Design in a Nutshell

Fig.39 Tentative Layout of ALU




Fig.40 Pad Frame Design for ALU

The schematics and layouts for the components of the pad frame have been designed. The designs have been simulated for the respective spice codes. The design can be used for fabrication or extended to make a newer system. Since the complete project is based on software, in case any changes are required they can be made very easily. So the system to design provides flexibility. The Design meets all the proposed specifications. This design concept can be a building block for higher bit ALU ex. 16-bit, 32-bit.

## REFERENCES

- [1] Prof. S. Kaliasurthy, Ms. U. Sowmmiya “VHDL Design of FPGA Arithmetic Processor” Global Journal of researches in engineering Electrical and electronics engineering Volume 11 Issue 6 Version 1.0 November 2011.
- [2] Akanksha Dixit, VinodKapse “Arithmetic & Logic Unit (ALU) Design using Reversible Control Unit” International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 6, June 2012.
- [3] ShikhaKhurana, KanikaKaur “Implementation of ALU using FPGA” International Journal of Emerging Trends & Technology in Computer Science (IJETTCS) Volume 1, Issue 2, July – August 2012.
- [4] Yvan Van Rentergem, Alexis De Vos “Optimal Design of A Reversible Full Adder” International Journal of Unconventional Computing, Vol. 1, pp. 339–355, 2005.
- [5] Gurjar, P., Solanki, R, Kansliwal, P., Vucha, M “VLSI implementation of adders for high speed ALU” India Conference (INDICON), 2011 Annual IEEE, 16-18 December 2011.
- [6] VaibhavNeema, Pratibha Gupta, “Design Strategy for Barrel Shifter Using Mux at 180nm Technology Node”, International Journal of Science and Modern Engineering (IJISME), ISSN: 2319-6386, Volume-1, Issue-8, July 2013.
- [7] K. Dhanumjaya, G. Kiran Kumar, M. N. Giriprasad, M. Raja Reddy “Design and Modeling of Power Efficient, High Performance 32-bit ALU through Advanced HDL Synthesis” Information and Communication Technologies, Springer Berlin Heidelberg Vol. 101 pp 13-21.
- [8] AkshayDhenge, AbhilashKapse, SandipKakde “VLSI Implementation Of Area Optimized ALU Using GDI Technique” Proceedings of International Conference on Research in Electrical, Electronics & Mechanical Engineering, Dehradun, 26th April-2014, ISBN: 978-93-84209-11-7.
- [9] PriyankaYadav, Gaurav Kumar, Sumita Gupta “Design and Implementation of 4-Bit Arithmetic and Logic Unit Chip with the Constraint of Power Consumption” IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) Volume 9, Issue 3, Ver. V, May - Jun. 2014, PP 36-43.
- [10] MeetuMehrishi, S. K. Lenka “VLSI Design of Low Power ALU Using Optimized Barrel Shifter” International Journal of VLSI and Embedded Systems (IJVES), Vol. 04, Issue 03, May - June 2013, ISSN: 2249 – 6556.
- [11] Hamid Reza Naghizadeh, Mohammad SarvghadMoghadam, SaberIzadpanahTous and Abbas Golmakani, “Design of Two High Performance 1-Bit CMOS Full Adder Cells”, International Journal of Computing and Digital Systems 2, No. 1, 47-52 (2013).

- [12] Ueda, K.; Kitazawa, H.; Harada, I., "*CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design*," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , vol.4, no.1, pp.12,22, January 1985
- [13] Sharma, S.; Azeemuddin, S.; Anwar, M., "*A Self Learning VLSI Lab along with Web-Based Platform to Design Schematics and Layouts*," Technology for Education (T4E), 2011 IEEE International Conference on , vol., no., pp.205,207, 14-16 July 2011
- [14] "8-Bit Arithmetic Logic Unit", Samuel Winchenbach, Mohammed DrissR.Jacob Baker, Harry W. Li, David E. Boyce (2005), CMOS Circuit Design, Layout and Simulation, Third Edition, IEEE Press